
COMP 103

Lecture 14


Adder Design Continued

Reading:
Chapter 11, 577- 586
(skip dynamic implementations)

[All lecture notes are adapted from Mary Jang Irwin, Penn State, which were adapted from Rabaey's *Digital Integrated Circuits*, ©2002, J. Rabaey et al.]

COMP103- L13 Adder Design, Part 2.1


Carry-Skip (Carry-Bypass) Adder



If $(P_0 \& P_1 \& P_2 \& P_3 = 1)$ then $C_{0,3} = C_{i,0}$ otherwise the block **itself** kills or generates the carry internally


COMP103- L13 Adder Design, Part 2.2

Carry-Skip Chain Implementation



COMP103- L13 Adder Design, Part 2.3

4-bit Block Carry-Skip Adder



Worst-case delay → carry from bit 0 to bit 15 = carry generated in bit 0, **ripples** through bits 1, 2, and 3, **skips** the middle two groups (B is the group size in bits), **ripples** in the last group from bit 12 to bit 15

$$T_{\text{add}} = t_{\text{setup}} + B t_{\text{carry}} + ((N/B) - 1) t_{\text{skip}} + B t_{\text{carry}} + t_{\text{sum}}$$

COMP103- L13 Adder Design, Part 2.4

Optimal Block Size and Time

- Assuming one stage of ripple (t_{carry}) has the same delay as one skip logic stage (t_{skip}) and both are 1

$$T_{\text{CSkA}} = 1 + B + (N/B-1) + B + 1$$

t_{setup} ripple in skips ripple in t_{sum}
 block 0 last block

$$= 2B + N/B + 1$$

- So the optimal block size, B, is

$$dT_{\text{CSkA}}/dB = 0 \Rightarrow \sqrt{(N/2)} = B^{\text{opt}}$$

- And the optimal time is

$$\text{Optimal } T_{\text{CSkA}} = 2(\sqrt{(2N)}) + 1$$


Example: N =32, B=? , T=?

COMP103- L13 Adder Design, Part 2.5


Carry-Skip Adder Extensions

- Variable block sizes

- A carry that is generated in, or absorbed by, one of the inner blocks travels a shorter distance through the skip blocks, so can have bigger blocks for the **inner carries** without increasing the overall delay




- Multiple levels of skip logic



COMP103- L13 Adder Design, Part 2.6


Carry-Skip Adder Comparisons



COMP103- L13 Adder Design, Part 2.7


Carry Select Adder

- Precompute the carry out of each block for both $\text{carry_in} = 0$ and $\text{carry_in} = 1$ (can be done for all blocks in parallel) and then select the correct one




COMP103- L13 Adder Design, Part 2.8

Carry Select Adder: Critical Path



COMP103- L13 Adder Design, Part 2.9


Square Root Carry Select Adder



COMP103- L13 Adder Design, Part 2.10


Parallel Prefix Adders (PPAs)

- Define carry operator ϵ on (G,P) signal pairs



- ϵ is associative, i.e.,

$$[(g''', p''') \epsilon (g'', p'')] \epsilon (g', p') = (g''', p''') \epsilon [(g'', p'') \epsilon (g', p')]$$




COMP103- L13 Adder Design, Part 2.11

PPA General Structure

- Given P and G terms for each bit position, computing all the carries is equal to finding **all** the prefixes in parallel

$$(G_0, P_0) \epsilon (G_1, P_1) \epsilon (G_2, P_2) \epsilon \dots \epsilon (G_{N-2}, P_{N-2}) \epsilon (G_{N-1}, P_{N-1})$$

- Since ϵ is associative, we can group them in any order
 - but note that it is **not** commutative (can't swap the order!)




- Measures to consider

- number of ϵ cells
- tree cell depth (time)
- tree cell area
- cell fan-in and fan-out
- max wiring length
- wiring congestion
- delay path variation (glitching, power implications)


COMP103- L13 Adder Design, Part 2.12

Brent-Kung PPA



COMP103- L13 Adder Design, Part 2.13


Kogge-Stone PPF Adder



$$T_{\text{add}} = t_{\text{setup}} + \log_2 N t_{\epsilon} + t_{\text{sum}}$$


COMP103- L13 Adder Design, Part 2.14

More Adder Comparisons



COMP103- L13 Adder Design, Part 2.15

Binary Adder Landscape



COMP103- L13 Adder Design, Part 2.16

Project: Teams of 2-3 people

- ❑ **Circuit design:** design and implement the switch level circuit and follow up with SPICE simulation. Possible circuits: adders, multipliers, VLIW instruction decoder, a DSP datapath, conversion from rectangular to polar coordinates, pipelining issues between synchronous and asynchronous domains, low-power comparators, on-chip level converters
- ❑ **Memories:** a register file design, content-addressable memories
- ❑ **Interconnect issues:**
 - Look into logical effort and see how it applies to interconnect. Deriving equations and checking the results against SPICE simulation
 - Bus encoding to minimize coupling
 - Near speed of light signaling (inductance effects)
- ❑ **Logical effort** related software effort: write a C/C++/Java program that evaluates the delay of a circuit based on logical effort, or that would allow you to size the gates.

COMP103- L13 Adder Design, Part 2.17

More project ideas

IP-Blocks:

- Encryption chip for the Advanced Encryption Standard (Rijndael algorithm) with self-test upon power-up
- Public key encryption using Montgomery or Galois Field multiplier
- IP Packet Forwarding Engine (with possibly with Encryption / Decryption)
- USB (Universal Serial Bus) Function Controller for a Microcontroller (e.g. ARM, MIPS, etc.)
- PCI Controller for a Microcontroller
- Ethernet Controller for packet transmission/reception and encapsulation / de capsulation
- Viterbi decoder
- Game processors with rendering acceleration
- Floating point add / subtract / multiplier co-processor
- MPEG compression / decompression
- DSP core with multiple MAC units and VLIW instructions
- JPEG encoder / decoder

- High speed arithmetic coprocessor using advanced logic family such as SR-Domino or CPL logic for the data path design

COMP103- L13 Adder Design, Part 2.18