 |
|
|
|
|
|
|
|
|
|
|
EE26
Digital Logic Systems: Labs
Fall
Semester 2003
Lab Roster: Click here to view.
LAB REPORT GUIDELINES: Click here to view.
REQUIRED COVER PAGE: Click here to view.
| Experiment | Title | Start Date | Due Date |
|---|---|---|---|
| Lab 1 | Introduction to Xilinx Foundation Software |
|
|
| Lab 2 | Design, Implentation, and Testing of 16-bit Adders |
|
|
| Lab 3 | Designing a Traffic Control using an FPGA |
|
|
| Lab 4 | Designing a Register Array and an ALU |
|
|
| Lab 5 | Microprocessor Design |
|
|