# AMD64 overview 

Comp 40

Fall 2010

## 1 Key locations

### 1.1 Integer unit

The 64-bit registers by number are $\% r a x, \% r c x, \% r d x, \% r b x, \% r s p, \% r b p, \% r s i, \% r d i$, and $\% r 8$ to $\% r 15$. Figure 1 shows the various sub-registers. You are quite likely to encounter such registers as \%eax or \%edi, especially when dealing with functions that take 32-bit parameters.

The integer status register includes the typical flags OF (overflow flag), SF (sign flag), ZF (zero flag), and CF (carry flag). Flags unique to the Intel family include PF (parity flag), AF (auxiliary carry flag), and DF (direction flag for string operations). Flags are set by most arithmetic operations and tested by the "jump conditional" instructions.

### 1.2 128-bit multimedia unit

This unit includes sixteen 128-bit registers numbered $\% \mathrm{xmm} 0$ to $\% \mathrm{xmm} 15$. This unit provides a variety of vector-parallel instructions (Streaming SIMD Extensions, or SSE) including vector-parallel floating-point operations on either 32-bit or 64-bit IEEE floating-point numbers (single and double precision).

### 1.3 IEEE Floating-point unit

The IEEE floating-point unit has eight 80-bit registers numbered \%fpr0 to \%fpr7. It provides floating-point operations on 80-bit IEEE floating-point numbers (double extended precision).

### 1.4 Parameter registers

Integer parameters are passed in registers $\% r d i, \% r s i, \% r d x, \% r c x, \% r 8$, and $\% r 9$. Single-precision and doubleprecision floating-point parameters (float and double) are passed in registers \%xmm0 through \%xmm7. Structure parameters, extended-precision floating-point numbers (long double), and parameters too numerous to fit in registers are passed on the stack.

### 1.5 Result registers

An integer result is normally returned in $\%$ rax. If an integer result is too large to fit in a 64-bit register, it will be returned in the $\% \mathrm{rax}: \% \mathrm{rdx}$ register pair. A single-precision or double-precision floating-point result is returned in $\% \mathrm{xmm0}$; an extended-precision floating-point result is returned on top of the floating-point stack in \%st0. Complex numbers return their imaginary parts in $\%$ xmm 1 or $\%$ st1.

### 1.6 Registers preserved across calls

Most registers are overwritten by a procedure call, but the values in the following registers must be preserved:

```
%rbx %rsp %rbp %r12 %r13 %r14 %r15
```

In addition, the contents of the x87 floating-point control word, which controls rounding modes and other behavior, must be preserved across calls.

A typical procedure arranges preservation with a prolog that pushes $\% \mathrm{rbp}$ and $\% \mathrm{rbx}$ and subtracts a constant $k$ from $\% r s p$. The body of the procedure usually avoids $\% \mathrm{r} 12-\% \mathrm{r} 15$ entirely. Finally, before returning, the procedure then adds $k$ to $\% r \operatorname{sp}$, then pops $\% r b x$ and $\% r b p$. But there are many other ways to achieve the same goal, which is that on exit, the nonvolatile registers have the same values they had on entry.

## 2 Assembly-language reference to operands and results

A reference to am operand or result is called an effective address. The value of an operand may be coded into the instruction as a literal or immediate operand, or it may be stored in a container. A result is always stored in a container. Immediate operands begin with $\$$ and are followed by $C$ syntax for a decimal or hexadecimal literal:

```
$0x408ba
$12
$-4
$0xfffffffffffffffc0
```

In DDD, literals are written as in $C$, without the $\$$ sign. As in $C$, hexadecimal literals must have a leading 0x.
The machine can refer to two kinds of containers: registers and memory. Registers are referred to by name, with a $\%$ sign in the assembler and in objdump:
$\%$ rax $\quad$ xmm0
In DDD, registers are referred to with a $\$$ sign.
Memory locations are always referred to by the address of the first byte; the assembly-language syntax is arcane:

| $(\% \mathrm{rax})$ | The address is the value stored in $\% \mathrm{rax}$, which we'll refer to simply as $\% \mathrm{rax}$. |
| :--- | :--- |
| $0 \mathrm{x} 10(\% \mathrm{rax})$ | The address is $\% \mathrm{rax}+16$. |
| $-0 \mathrm{x} 8(\% \mathrm{ebx})$ | The address is $\% \mathrm{ebx}-8$. |
| $\$ 0 \mathrm{x} 4089 \mathrm{a} 0(, \% \mathrm{rax}, 8)$ | The address is $0 \mathrm{x} 4089 \mathrm{a} 0+8 * \% \mathrm{rax}$. |
|  | very fast array indexing, provided the elements of the array are 8 bytes in size, as in |
|  | an array of pointers. Only multipliers $1,2,4$, and 8 are supported. |
| $(\% \mathrm{ebx}, \% \mathrm{ecx}, 1)$ | The address is $\% \mathrm{ebx}+1 * \% \mathrm{ecx}$, i.e., the sum of the values in $\%$ ebx and $\% \mathrm{ecx}$. |
| $12(\% \mathrm{ebx}, \% \mathrm{ecx}, 1)$ | The address is $\% 12+\mathrm{ebx}+\% \mathrm{ecx}$. |

Here are some example instructions:

| mov -0x8(\%rbx), \%edx | Take the 32-bit word whose first byte is stored at memory address $\% \mathrm{rbx}-8$ and put it into the least significant 32 bits of $\%$ rax. |
| :---: | :---: |
| mov 0x8(\%rsp), \%rbx | Take from the stack the 64-bit word whose first byte is located at address $\% \mathrm{rsp}+8$, and put it into register $\% \mathrm{rbx}$. |
| mov \$0x5,\%edx | Store the literal 5 into \%rdx. |
| add \$0x1,\%rsi | Add 1 to the contents of register \%rsi. |
| addq \$0x1,0x8(\%rsp) | Add 1 to the 64 -bit word whose first byte is located at address $\% \mathrm{rsp}+8$. The q suffix is needed on the add because the literal 1 could represent an integer of any size, and the address $\% r s p+8$ could point to an integer of any size. The q means " 64 bits." (1 means 32 bits, w means 16 bits, and b means 8 bits). A suffix is normally unnecessary, because the way the register is named indicates the size (examples include \%rax, \%eax, \%ax, and $\% \mathrm{al}$ ). |
| lea -0x30(\%edx,\%esi, 8),\%esi | Compute the address $\%$ edx $+8 * \%$ esi -48 , but don't refer to the contents of memory. Instead, store the address itself into register \%esi. This is the "load effective address" instruction: its binary coding is short, it doesn't tie up the integer unit, and it doesn't set the flags. |



Figure 1: AMD64 Integer Registers

## 3 Selected integer instructions

| Opcode Examples |  | RTL |  |
| :---: | :---: | :---: | :---: |
| add | add \$0x18,\%rsp | $\% \mathrm{rsp}:=\% \mathrm{rsp}+24 \mid$ touch flags |  |
|  | add 0x8(\%rcx), \%rdx | $\% \mathrm{rdx}:=\$ \mathrm{~m}[\% \mathrm{rcx}+8] \mid$ touch flags |  |
| sub | sub \$0x18, \%rsp | $\% r s p:=\% r s p-24 \mid$ touch flags |  |
|  | sub \%rax,0x8(\%rdx) | \$m[\%rdx +8$]:=\$ \mathrm{~m}[\% \mathrm{rdx}+8]-\% \mathrm{rax} \mid$ touch flags |  |
|  | sub \%rdx, \%rax | $\% \mathrm{rax}:=\% \mathrm{rax}-\% \mathrm{rdx} \mid$ touch flags |  |
| lea | lea $0 \times 10(\% \mathrm{rsp}), \% \mathrm{rax}$ | $\% \mathrm{rax}:=\% \mathrm{rsp}+16$ | load effective address (flags unchanged) |
|  | lea (\%rbx,\%rax, 8), \%rax | $\% \mathrm{rax}:=\% \mathrm{rbx}+\% \mathrm{rax} \times{ }_{u} 8$ |  |
| adc | adc \$0x0,\%ecx | $\% \mathrm{rcx}:=\$ \mathrm{~m}[\% \mathrm{rcx}+0+C F] \mid$ touch flags | add with carry |
|  | adc \$0xffffffffffffffff, \% | $12 \% \mathrm{r} 12:=\$ \mathrm{~m}[\% \mathrm{r} 12-1+C F] \mid$ touch flags |  |
| sbb | sbb \%eax, \%eax | \%eax $:=\%$ eax $-(\%$ eax $+C F) \mid$ touch flags | subtract with borrow |
|  | sbb \$0x3,\%rdi | $\% \mathrm{rdi}:=\%$ rdi $-(3+C F) \mid$ touch flags |  |
| neg | neg \%edx | $\%$ edx $:=-\%$ edx \| touch flags | two's-complement negate |
|  | negq 0x28(\%rsp) | $\$ \mathrm{~m}[\% \mathrm{rsp}+40]_{32}:=-\$ \mathrm{~m}[\% \mathrm{rsp}+40]_{32} \mid$ touch flags |  |
| mul | mul \%rcx | $\% \mathrm{rdx}: \% \mathrm{rax}:=\% \mathrm{rax} \times_{u} \% \mathrm{rcx} \mid$ touch flags | unsigned multiply |
|  | mul \%ecx | \%edx:\%eax $:=\%$ eax $\times_{u} \%$ ecx $\mid$ touch flags |  |
| imul | imul $0 \times 10(\% \mathrm{rbx}), \% \mathrm{rbp}$ | $\% \mathrm{rbp}:=$ lobits $_{64}\left(\% \mathrm{rbp} \times{ }_{s} \$ \mathrm{~m}[\% \mathrm{rbx}+16]\right) \mid$ touch flags |  |
|  |  |  | signed multiply |
| div | div \%esi | $\%$ rdx $:=\%$ rdx: $\%$ rax $\div{ }_{u} \%$ esi $\mid \% r a x:=\% r d x: \% r a x \operatorname{rem}_{u} \%$ esi undef flags | unsigned divide |
| idiv | idiv \%r8 | $\% \mathrm{rdx}:=\% \mathrm{rdx}: \% \mathrm{rax} \div{ }_{\mathrm{s}} \% \mathrm{r} 8 \mid \% \mathrm{rax}:=\% \mathrm{rdx}: \% \mathrm{rax} \mathrm{rem}_{s} \%$ esi \| undef flags | signed divide |
| shl | shl \%cl, \%rax | $\% \mathrm{rax}:=\% \mathrm{rax} \ll(\% \mathrm{cl} \bmod 64) \mid$ touch flags | shift left |
| sar | sar \%cl, \%rdx | $\% \mathrm{rdx}:=\% \mathrm{rdx} \gg_{s}(\% \mathrm{cl} \bmod 64) \mid$ touch flags | shift arithmetic right (signed) |
| shr | shr \%cl, \%rax | $\% \mathrm{rax}:=\% \mathrm{rax} \gg_{z}(\% \mathrm{cl} \bmod 64) \mid$ touch flags | shift right (unsigned) |
|  | shrl \$0x8,0x8c(\%rsp) | $\$ \mathrm{~m}[\% \mathrm{rsp}+140]_{32}:=\$ \mathrm{~m}[\% \mathrm{rsp}+140]_{32} \gg_{z}(8 \bmod 32) \mid$ touch flags |  |
| and | and \%r11, \%rcx | $\% \mathrm{rcx}:=\% \mathrm{rcx} \wedge \% \mathrm{r} 11 \mid$ touch flags | bitwise and |
| or | or \%ebx, $0 \times 10(\% \mathrm{rsp})$ | \$m $[\% \mathrm{rsp}+16]:=\$ \mathrm{~m}[\% \mathrm{rsp}+16] \vee \% \mathrm{ebx} \mid$ touch flags | bitwise or |
| xor | xorb \$0x36, (\%rax, \%r12,1) | $\$ \mathrm{~m}[\% \mathrm{rax}+\% \mathrm{r} 12]_{8}:=\$ \mathrm{~m}[\% \mathrm{rax}+\% \mathrm{r} 12]_{8}$ xor $54 \mid$ touch flags | bitwise exclusive or |
| not | not \%ebp | \%ebp $:=\neg$ \%ebp | one's complement |
| mov | mov \$0x7fffffffffffffffe, $\%$mov \%rax, (\%r9,\%rsi,8)mov 0x8(\%rsp),\%rdi | rax $\%$ rax $:=2^{63}-1 \mid$ undef flags | load immediate <br> store <br> load |
|  |  | $\$ \mathrm{~m}[\% \mathrm{r} 9+\% \mathrm{rsi} \times 8]_{64}:=\% \mathrm{rax} \mid$ undef flags |  |
|  |  | $\% \mathrm{rdi}:=\$ \mathrm{~m}[\% \mathrm{rsp}+8]_{64} \mid$ undef flags |  |
| movs | movsbq (\%rbx), \%rdx | $\% \mathrm{rdx}:=\mathrm{sx} \mathrm{X}_{8 \rightarrow 64} \$ \mathrm{~m}[\% \mathrm{rbx}]$ | sign-extending load sign-extending move |
|  | movslq \%edi, \%rax | $\% \mathrm{rax}:=\mathrm{sx}_{32 \rightarrow 64} \$ \mathrm{~m}[\% \mathrm{edi}]$ |  |
| movz | movzbl 0x10(\%rdi), \%esi | $\%$ esi $:=\mathrm{zx}_{8 \rightarrow 32} \$ \mathrm{~m}[\% \mathrm{rdi}+16]$ | zero-extending load |
|  | movzbl 0x2(\%r12,\%rax,1), \% | ax $\quad \%$ eax $:=\mathrm{zx}_{8 \rightarrow 32} \$ \mathrm{~m}[\% \mathrm{r} 12+\% \mathrm{rax}+2]$ |  |
| pop | pop \%rbx | \%rbx $:=\$ \mathrm{~m}[\% \mathrm{rsp}] \mid \% \mathrm{rsp}:=\% \mathrm{rsp}+8$ | (flags unchanged) |
| push | push \%r14 | \$m[\%rsp - 8] $:=\%$ r14 $\mid \% r s p:=\% r s p-8$ | (flags unchanged) |

### 3.1 Comparisons and control flow

| Opcode Examples |  |
| :--- | :--- |
| jmp | jmp $L$ |
| cmp | cmp $\%$ r13, $\%$ r12 |
| test | testb \$0x10, (\%rsi) |
|  | test \%eax, $\%$ eax |
| ja | ja $L$ |
| jae | ja $L$ |
| jb | jb $L$ |
| jbe | jb $L$ |
| jc | jc $L$ |
| je | je $L$ |
| jg | ja $L$ |
| jge | ja $L$ |
| jl | ja $L$ |
| jle | ja $L$ |
| $\vdots$ |  |
| jz | jz $L$ |
| call | call printf |
|  | callq *\%rax |
| callq $* 0 x 10(\% \mathrm{rcx})$ |  |

## Meaning

start executing program at label $L$ jump
set flags as if for sub $\% \mathrm{r} 13, \% \mathrm{r} 12$ (but leave $\% \mathrm{r} 12$ unchanged) compare
set flags as if for andb $\$ 0 \times 10$, (\%rsi) (but leave memory unchanged) test bit(s)
$Z F:=(\%$ eax $\wedge \%$ eax $=0)$, and set other flags also
if comparison showed $>_{u}$, jump to label $L \quad$ jump if above
if comparison showed $\geq_{u}$, jump to label $L \quad$ jump if above or equal
if comparison showed $<_{u}$, jump to label $L$ jump if below
if comparison showed $\leq_{u}$, jump to label $L$ jump if below or equal
if $C F \neq 0$, jump to label $L$
if comparison showed equal $(Z F=0)$, jump to label $L$
if comparison showed $>_{s}$, jump to label $L$
if comparison showed $\geq_{s}$, jump to label $L$
if comparison showed $<_{s}$, jump to label $L$
if comparison showed $\leq_{s}$, jump to label $L$
jump if carry
jump if equal
jump if greater
jump if greater or equal
jump if less
jump if less or equal
if last result was zero, jump to label $L$ (same as je) push address of next instruction and go to printf
jump if zero
call
push address of next instruction and go to instruction at address found in \%rax push address of next instruction and go to instruction at address found in $\$ \mathrm{~m}[\% \mathrm{rcx}+16]$
ret retq
pop an address from the stack and go to that address
return
There are many more conditional comparison instructions to be found in the architecture manual. Most notably, every conditional jump comes in both positive and negative versions; for example, the negative version of ja is jna, i.e., "jump if not above."

| SASL library |  | Firefox binary |  |
| :---: | :---: | :---: | :---: |
| 75222 | mov | 3364 | mov |
| 11881 | test | 693 | call |
| 11073 | callq | 569 | lea |
| 10887 | je | 507 | pop |
| 9267 | lea | 505 | push |
| 7567 | xor | 435 | add |
| 7531 | jne | 405 | nop |
| 5818 | jmpq | 367 | test |
| 5180 | add | 318 | je |
| 4397 | cmp | 301 | sub |
| 2908 | movq | 271 | jmp |
| 2791 | movl | 267 | ret |
| 2633 | sub | 226 | movl |
| 2292 | nopl | 212 | cmp |
| 2285 | pop | 126 | jne |
| 1944 | testb | 108 | xor |
| 1804 | and | 89 | movzbl |
| 1782 | push | 42 | movzwl |
| 1732 | retq | 41 | jbe |
| 1560 | jmp | 35 | jae |
| 1528 | movzwl | 33 | js |
| 1422 | movzbl | 33 | ja |
| 1180 | cmpq | 31 | xchg |
| 931 | nopw | 27 | shr |
| 649 | shl | 24 | jb |
| 524 | cmpl | 24 | cmpb |
| 499 | xchg | 23 | leave |
| 499 | nop | 21 | movsbl |
| 496 | ja | 19 | and |
| 445 | or | 18 | movb |
| 439 | jbe | 13 | shl |
| 414 | cmove | 13 | addl |
| 406 | cmpb | 12 | sete |
| 373 | orl | 12 | fxch |
| 331 | sar | 12 | fstp |
| 326 | ror | 11 | imul |
| 299 | shr | 10 | setne |
| 285 | movb | 10 | sar |
| 269 | sete | 10 | movswl |
| 258 | movslq | 9 | cmpl |
| 257 | sbb | 8 | ror |
| 230 | addl | 8 | flds |

Figure 2: Popular instructions by mnemonic and suffix

